

Fig. 1 (prior art)




Fig. 2 (prior art)




Fig. 3

NRZ data stream inputs




Fig. 4




Fig. 5





Fig. 6

Fig. 7a



FIRST BIT Estimate		2nd bit Value	3rd bit value	1st bit Value
line 120a	120b			
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	1
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1

Fig. 7b

FIG. 8




FIG. 8









Only One Correction per 3 bit sequence					
Error in the center bit					
Corrected Sequence	Graphic	Affected Counter		Action on Feedback	
OK-ER-OK		0 cntr	1 cntr	-	+
0 0 0		Cond 1 0 inc		V1 toggle	
0 0 1		Cond 2 0 inc		V2 toggle	
0 1 0			Cond 1 1 inc		V1 Toggle
0 1 1			Cond 2 1 inc		V2 Toggle
1 0 0		Cond 3 0 inc		V3 Toggle	
1 0 1		Cond 4 0 inc		V4 Toggle	
1 1 0			Cond 3 1 inc		V3 Toggle
1 1 1			Cond 4 1 inc		V4 Toggle

Fig. 9

Fig. 10a

START

establishing 1st threshold (V1) 400

establishing 2nd threshold (V0) 401a

establishing 3rd threshold (V0+T) 401b

receiving NRZ data 402 403

supplying 1st bit for comparison

comparing 1st bit estimate to 2nd bit value 404

comparing 1st bit estimate to 3rd bit value 406

determining 1st bit value 408

FEC decoding 1st bit values 410

using FEC correction to adjust threshold 412

tracking "0" errors when 2nd + 3rd bits are both "1" 412a

tracking "1" errors when 2nd + 3rd bits are both "1" 412b

adjusting V1 412c

to Fig 10b

↓ from Fig 10a
Tracking "0" corrections when 2nd + 3rd bits are both "0" 412d

↓ 412e
Tracking "1" corrections when 2nd + 3rd bits are both "0"

↓
adjusting V_0 412f

↓ 412g
Tracking "0" corrections when only one of the 2nd and 3rd bits is a "1"

↓ 412h
Tracking "1" corrections when only one of the 2nd and 3rd bits is a "1"


↓
adjusting V_{opt} 412i


↓ 412j
tracking corrections when 1st bit value is "1"

↓
adjusting V_{opt} 412k

Fig. 10b

Fig. 11





to step 401a of
Fig. 10a or Fig. 11

Fig. 12